( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An MC-SS Platform for Short-Range Communications in the Personal Network Context.

, , , , , , , , и . EURASIP J. Wireless Comm. and Networking, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Deepak Bararia

Deepak Ajwani

Deepak Jain

Deepak Samuel

Deepak Mathaikutty

 

Другие публикации лиц с тем же именем

A 32.2 TOPS/W SRAM Compute-in-Memory Macro Employing a Linear 8-bit C-2C Ladder for Charge Domain Computation in 22nm for Edge Inference., , , , , , , и . VLSI Technology and Circuits, стр. 36-37. IEEE, (2022)An MC-SS Platform for Short-Range Communications in the Personal Network Context., , , , , , , , и . EURASIP J. Wireless Comm. and Networking, (2008)An 802.11ba-Based Wake-Up Radio Receiver With Wi-Fi Transceiver Integration., , , , , , , , , и . IEEE J. Solid State Circuits, 55 (5): 1151-1164 (2020)Low latency communication over commercially available LTE and remote driving., , , , и . CoRR, (2022)An Ultra-Low Power, Fully Integrated Wake-Up Receiver and Digital Baseband with All-Digital Impairment Correction and -92.4dBm Sensitivity for 802.11ba., , , , , , , и . VLSI Circuits, стр. 80-. IEEE, (2019)A Charge Domain SRAM Compute-in-Memory Macro With C-2C Ladder-Based 8-Bit MAC Unit in 22-nm FinFET Process for Edge Inference., , , , , и . IEEE J. Solid State Circuits, 58 (4): 1037-1050 (2023)An Energy-Efficient Bayesian Neural Network Accelerator With CiM and a Time-Interleaved Hadamard Digital GRNG Using 22-nm FinFET., , , , и . IEEE J. Solid State Circuits, 58 (10): 2826-2838 (октября 2023)A Vector Processor for Mean Field Bayesian Channel Estimation., , , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (7): 1348-1359 (2021)Adaptive and multi-mode baseband systems for next generation wireless communication., , , , , , , и . ACSSC, стр. 1499-1503. IEEE, (2017)