( en | de | ru )

 

Disambiguation of "Leblebici, Yusuf"

Author of the publication

copydeleteadd this publication to your clipboard
Capacitance DNA bio-chips improved by new probe immobilization strategies.

, , , , , , , , , , and . Microelectron. J., 41 (11): 711-717 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yusuf

Erhan Leblebici

Nigem Yusuf

Faisal Yusuf

Sherif Yusuf

 

Other publications of authors with the same name

A current sensing completion detection method for asynchronous pipelines operating in the sub-threshold regime., , and . I. J. Circuit Theory and Applications, 37 (2): 203-220 (2009)Full swing 20 GHz frequency divider with 1 V supply voltage in FD-SOI 28 nm technology., , , and . NORCAS, page 1-4. IEEE, (2015)Copper TSV-based die-level via-last 3D integration process with parylene-C adhesive bonding technique., , and . 3DIC, page 1-5. IEEE, (2016)A stochastic perturbative approach to design a defect-aware thresholder in the sense amplifier of crossbar memories., , , and . ASP-DAC, page 835-840. IEEE, (2009)Design Considerations and Performance Trade-Offs for 56Gb/s Discrete Multi-Tone Electrical Link., , , , and . MWSCAS, page 1147-1150. IEEE, (2019)Programmable active pixel sensor for low-light biomedical applications., , , and . BioCAS, page 655-658. IEEE, (2014)Self-Calibrated Delay-Based LSB Extraction for Resolution Improvement in SAR ADCs., , and . NORCAS, page 1-7. IEEE, (2019)Breaking the Power-Delay Tradeoff: Design of Low-Power High-Speed MOS Current-Mode Logic Circuits Operating with Reduced Supply Voltage., and . ISCAS, page 1871-1874. IEEE, (2007)Robust and fault-tolerant circuit design for nanometer-scale devices and single-electron transistors., and . ISCAS (3), page 685-688. IEEE, (2004)Full-custom CMOS realization of a high-performance binary sorting engine with linear area-time complexity., , and . ISCAS (5), page 453-456. IEEE, (2003)