Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Fractional-N CP-PLL with fast two-point modulation calibration using duty-cycle and polarity tracking technique in 110-nm CMOS.

Z. Jin, A. Hu, X. Shan, C. Zhang, J. Cui, J. Lei, and D. Liu. Microelectron. J., (February 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hua Jing

Hong Jin

Li Jin

Depu Jin

Xiufang Jin

Other publications of authors with the same name

A 433/2400 MHz dual-band frequency synthesizer with glitch-free phase-interpolated frequency divider and hybrid post-synthesizer.X. Tang, X. Zhao, A. Hu, D. Liu, and Z. Jin. Microelectron. J., (2021)A 35µW Receiver Front-End with 35% wireless energy harvesting efficiency for Wearable Medical Applications.Z. Jin, A. Hu, Z. Liu, and D. Liu. ASICON, page 1-4. IEEE, (2019)A 0.4-to-0.8 V 0.1-to-5 MS/s 10 b two-step SAR ADC with TDC-based fine quantizer in 40-nm CMOS.C. Zhang, A. Hu, D. Liu, S. Ma, H. Li, Z. Jin, J. Liu, Y. Wang, and W. Yang. Microelectron. J., (November 2023)Fractional Spurs Reduction Technique Using Probability Density Shaping Sigma-Delta Modulator and Fractional Frequency Divider.A. Hu, Z. Jin, X. Shan, M. Zhang, D. Liu, and X. Zou. IEEE Trans. Circuits Syst. II Express Briefs, 70 (2): 456-460 (February 2023)A Fractional-N CP-PLL with fast two-point modulation calibration using duty-cycle and polarity tracking technique in 110-nm CMOS.Z. Jin, A. Hu, X. Shan, C. Zhang, J. Cui, J. Lei, and D. Liu. Microelectron. J., (February 2023)A DC Offset Cancellation Circuit Using Digital Assistance Technique and Self-Calibrating Comparator for RF Transceiver.Z. Cao, C. Zhang, Z. Jin, and D. Liu. ASICON, page 1-4. IEEE, (2023)RF Transceiver System Design: From Protocols to Specifications.A. Hu, D. Liu, Z. Jin, C. Zhang, K. feng Zhang, and L. qi Liu. ASICON, page 1-4. IEEE, (2019)A DTC-based Fractional-N DPLL using probability-density-shaping spur immunity and Q-noise reduction techniques for IoT applications.Z. Jin, X. Shan, A. Hu, D. Liu, X. Cheng, J. Cui, C. Zhang, and J. Lei. Microelectron. J., (2023)An accurate ISF-based analysis and simulation method for phase noise in LC/Ring oscillators.Z. Jin, D. Liu, A. Hu, X. Shan, C. Zhang, Y. Su, X. Zou, and X. Zhao. Microelectron. J., (2021)

BibSonomy

Disambiguation of "Jin, Zirui"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Fractional-N CP-PLL with fast two-point modulation calibration using duty-cycle and polarity tracking technique in 110-nm CMOS.

Please choose a person to relate this publication to

Hua Jing

Hong Jin

Li Jin

Depu Jin

Xiufang Jin

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Jin, Zirui"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A Fractional-N CP-PLL with fast two-point modulation calibration using duty-cycle and polarity tracking technique in 110-nm CMOS.

Please choose a person to relate this publication to

Hua Jing

Hong Jin

Li Jin

Depu Jin

Xiufang Jin

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Fractional-N CP-PLL with fast two-point modulation calibration using duty-cycle and polarity tracking technique in 110-nm CMOS.