( en | de | ru )

 

Disambiguation of "Ding, Ruixue"

Author of the publication

copydeleteadd this publication to your clipboard
Let LLMs Take on the Latest Challenges! A Chinese Dynamic Question Answering Benchmark.

, , , , , , , , , and . CoRR, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ding Ding

Ding Ding

Ruixue Sun

Huawen Ding

Wei Ding

 

Other publications of authors with the same name

Energy-Efficient Switching Scheme with 93.41% Reduction in Capacitor Area for SAR ADC., , and . Journal of Circuits, Systems, and Computers, 28 (13): 1930010:1-1930010:16 (2019)A 1.4-mW 10-Bit 150-MS/s SAR ADC With Nonbinary Split Capacitive DAC in 65-nm CMOS., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (11): 1524-1528 (2018)A Background Timing Skew Calibration Technique in Time-Interleaved ADCs With Second Order Compensation., , , and . APCCAS, page 53-56. IEEE, (2018)A High Accuracy and Bandwidth Digital Background Calibration Technique for Timing Skew in TI-ADCs., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (3): 1061-1070 (March 2024)A 32-GS/s Front-End Sampling Circuit Achieving >39 dB SNDR for Time-Interleaved ADCs in 65-nm CMOS., , , , and . J. Circuits Syst. Comput., 30 (8): 2150143:1-2150143:19 (2021)A 5GS/s 38.04dB SNDR Single-Channel TDC-Assisted Hybrid ADC with $łambda/4$ Transmission Line Based Time Quantizer Achieving a PVT Robustness 416.6fs Time Step., , , , , and . A-SSCC, page 1-3. IEEE, (2023)Knowledge-aware Named Entity Recognition with Alleviating Heterogeneity., , , , , and . AAAI, page 13595-13603. AAAI Press, (2021)Event Extraction with Deep Contextualized Word Representation and Multi-attention Layer., and . ADMA, volume 11323 of Lecture Notes in Computer Science, page 189-201. Springer, (2018)A 10-bit 100-MS/s 5.23-mW SAR ADC in 0.18-μm CMOS., , , , and . Microelectron. J., (2018)A High Gain, 808MHz GBW Four-Stage OTA in 65nm CMOS., , , , and . J. Circuits Syst. Comput., 28 (11): 1950192:1-1950192:17 (2019)