( en | de | ru )

 

Disambiguation of "Cheung, Ray C. C."

Author of the publication

copydeleteadd this publication to your clipboard
An FPGA based scalable architecture of a stochastic state point process filter (SSPPF) to track the nonlinear dynamics underlying neural spiking.

, , , , , , and . Microelectron. J., 45 (6): 690-701 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

ld ray Ç nar

Guido C C Clinckspoor

Thomas C C Knöbig

Ullrich C C Jagstaidt

Guido C C Clinckspoor

 

Other publications of authors with the same name

Automating custom-precision function evaluation for embedded processors., , , , and . CASES, page 22-31. ACM, (2005)A hardware-based computational platform for Generalized Laguerre-Volterra MIMO model for neural activities., , , , , and . EMBC, page 7282-7285. IEEE, (2011)Hydrate: Hybrid Reconfigurable Architecture Expressions., , , and . FPT, page 1-4. IEEE, (2011)An FPGA-Based High-Performance Neural Ensemble Spiking Activity Simulator Utilizing Generalized Volterra Kernel and Complexity Analysis., , , , and . Journal of Circuits, Systems, and Computers, 25 (1): 1640004:1-1640004:21 (2016)Parallel architecture for DNA sequence inexact matching with Burrows-Wheeler Transform., , , , , , and . Microelectron. J., 44 (8): 670-682 (2013)Customizable elliptic curve cryptosystems., , , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (9): 1048-1059 (2005)Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method., , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (8): 952-962 (2007)A Flexible and Customizable Architecture for the Relaxation Labeling Algorithm., , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (2): 106-110 (2013)A reconfigurable architecture for real-time prediction of neural activity., , , , and . ISCAS, page 1869-1872. IEEE, (2013)Reconfigurable Number Theoretic Transform architectures for cryptographic applications., , , and . FPT, page 308-311. IEEE, (2010)