( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Tennis video 2.0: a new framework of sport video applications.

, и . ACM Multimedia, стр. 1087-1088. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Chieh Chien

Rey-Djin Chien

Chih-Te Chien

Ting-Chou Chien

Hung-Ju Chien

 

Другие публикации лиц с тем же именем

Convolutional Neural Network Accelerator with Vector Quantization., , , и . ISCAS, стр. 1-5. IEEE, (2019)Hardware-efficient true motion estimator based on Markov Random Field motion vector correction., , и . VLSI-DAT, стр. 1-4. IEEE, (2012)Architecture Design of Convolutional Neural Networks for Face Detection on an FPGA Platform., , , , и . SiPS, стр. 88-93. IEEE, (2018)A 212MPixels/s 4096×2160p multiview video encoder chip for 3D/quad HDTV applications., , , , , , , , , и 2 other автор(ы). ISSCC, стр. 154-155. IEEE, (2009)Distributed video codec with spatiotemporal side information., , , , и . ISCAS, стр. 1-4. IEEE, (2017)Efficient Spatial-Temporal Error Concealment Algorithm and Hardware Architecture Design for H.264/AVC., , , и . IEEE Trans. Circuits Syst. Video Techn., 20 (11): 1409-1422 (2010)Efficient Architecture Design of Motion-Compensated Temporal Filtering/Motion Compensated Prediction Engine., , , , , и . IEEE Trans. Circuits Syst. Video Techn., 18 (1): 98-109 (2008)Fast disparity estimation algorithm for mesh-based stereo image/video compression with two-stage hybrid approach., , , , и . VCIP, том 5150 из Proceedings of SPIE, стр. 1521-1530. SPIE, (2003)A hardware accelerator for video segmentation using programmable morphology PE array., , и . ISCAS (4), стр. 341-344. IEEE, (2002)Enhanced temporal error concealment algorithm with edge-sensitive processing order., , , и . ISCAS, стр. 3466-3469. IEEE, (2008)