( en | de | ru )

 

Disambiguation of "Rhee, Woogeun"

Author of the publication

copydeleteadd this publication to your clipboard
A 13-Bit 2-GS/s Time-Interleaved ADC With Improved Correlation-Based Timing Skew Calibration Strategy.

, , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (2): 481-494 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sascha Rhee

Hanjo Rhee

Sora Rhee

Jong Il Rhee

Kyu Ho Rhee

 

Other publications of authors with the same name

An 18-mW 2.5-GHz/900-MHz BiCMOS dual frequency synthesizer with <10-Hz RF carrier resolution., , and . IEEE J. Solid State Circuits, 37 (4): 515-520 (2002)A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 41 (12): 2885-2900 (2006)A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order ΔΣ modulator., , and . IEEE J. Solid State Circuits, 35 (10): 1453-1460 (2000)Guest Editorial Introduction to the Special Section on the 2021 Asian Solid-State Circuits Conference (A-SSCC)., , , and . IEEE J. Solid State Circuits, 57 (10): 2895-2897 (2022)Semidigital PLL Design for Low-Cost Low-Power Clock Generation., , and . J. Electr. Comput. Eng., (2011)A ΔΣ-TDC-Based Beamforming Method for Vital Sign Detection Radar Systems., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (12): 932-936 (2014)Experimental Analysis of Substrate Noise Effect on PLL Performance., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (7): 638-642 (2008)A Capacitor-Less Ripple-Less Hybrid LDO With Exponential Ratio Array and 4000x Load Current Range., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (1): 36-40 (2019)A Dual-Channel Compass/GPS/GLONASS/Galileo Reconfigurable GNSS Receiver in 65 nm CMOS With On-Chip I/Q Calibration., , , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (8): 1720-1732 (2012)An overview of digital-intensive ΔΣ phase-locked loops utilizing 1-bit conversion and modulation., , , , and . MWSCAS, page 1-4. IEEE, (2016)