Author of the publication

An energy-efficient parallel VLSI architecture for SVM classification.

, , , and . IEICE Electron. Express, 15 (7): 20180099 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An adaptive block-set based management for large-scale flash memory., , , , and . SAC, page 1621-1625. ACM, (2009)Eliminating Timing Errors Through Collaborative Design to Maximize the Throughput., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (2): 670-682 (2017)A Highly Adaptive Lossless ECG Compression ASIC for Wireless Sensors Based on Hybrid Gomlomb Coding., , , and . IEICE Trans. Inf. Syst., 101-D (3): 791-794 (2018)Light-weight one-cycle timing error correction based on hardware software co-design., , , , and . IEICE Electron. Express, 13 (11): 20160411 (2016)A Dedicated Greedy Short Path Padding Solution Method for Error Resilient Circuit Designs., , , and . IEEE Access, (2020)High Noise Tolerant R-Peak Detection Method Based on Deep Convolution Neural Network., , , , and . IEICE Trans. Inf. Syst., 102-D (11): 2272-2275 (2019)Xuantie-910: Innovating Cloud and Edge Computing by RISC-V., , , , , , , , , and 6 other author(s). Hot Chips Symposium, page 1-19. IEEE, (2020)A lifting wavelet based lossless and lossy ECG compression processor for wireless sensors., , , and . IEICE Electron. Express, 14 (20): 20170865 (2017)An energy-efficient parallel VLSI architecture for SVM classification., , , and . IEICE Electron. Express, 15 (7): 20180099 (2018)SCSE: Boosting Symbolic Execution via State Concretization., , , and . IEICE Trans. Inf. Syst., 102-D (8): 1506-1516 (2019)