Author of the publication

Evaluating the impact of circuit legalization on incremental optimization techniques.

, , , , and . SBCCI, page 1-6. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Algorithm Selection Framework for Legalization Using Deep Convolutional Neural Networks and Transfer Learning., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (5): 1481-1494 (2022)On the impacts of pel decimation and High-Vt/Low-Vdd on SAD calculation., , , and . SBCCI, page 1-6. IEEE, (2013)A New Approach to Video Coding Leveraging Hybrid Coding and Video Frame Interpolation., , , , , and . SBCCI, page 1-6. IEEE, (2023)An Improved Path Enumeration Method Considering Different Fall and Rise Gate Delays., , , and . SBCCI, page 208-212. IEEE Computer Society, (1998)Low-Energy and Reduced-Area Hardware Architecture for the Versatile Video Coding FME., , , , , and . SBCCI, page 1-6. IEEE, (2023)Design of Energy-Efficient Gaussian Filters by Combining Refactoring and Approximate Adders., , , , , , and . ISCAS, page 1-5. IEEE, (2021)Routability-Driven Detailed Placement Using Reinforcement Learning., , , and . VLSI-SoC, page 1-2. IEEE, (2022)Guest Editors' Introduction: SBCCI 2018., and . IEEE Des. Test, 37 (3): 5-6 (2020)Energy-Efficient Hadamard-Based SATD Architectures., , , and . SBCCI, page 36:1-36:6. ACM, (2014)Block matching hardware architecture for SATD-based successive elimination., , and . SBCCI, page 149-154. ACM, (2017)