Author of the publication

FNSim: A Device-Circuit-Algorithm Codesigned Simulator for Flash based Neural Network.

, , , , , , , and . ASICON, page 1-4. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FNSim: A Device-Circuit-Algorithm Codesigned Simulator for Flash based Neural Network., , , , , , , and . ASICON, page 1-4. IEEE, (2019)A Novel Convolution Computing Paradigm Based on NOR Flash Array with High Computing Speed and Energy Efficient., , , , , , , , , and . ISCAS, page 1-4. IEEE, (2018)Novel Weight Mapping Method for Reliable NVM based Neural Network., , , , , , and . IRPS, page 1-6. IEEE, (2021)Flash-based Computing in-Memory Scheme for IOT., , , , , and . ASICON, page 1-4. IEEE, (2019)Analog Deep Neural Network Based on NOR Flash Computing Array for High Speed/Energy Efficiency Computation., , , , , , , , , and . ISCAS, page 1-4. IEEE, (2019)Floating Gate Transistor-Based Accurate Digital In-Memory Computing for Deep Neural Networks., , , , , , , , , and . Adv. Intell. Syst., (December 2022)Flash Memory Array for Efficient Implementation of Deep Neural Networks., , , , , and . Adv. Intell. Syst., 3 (5): 2000161 (2021)A Novel Convolution Computing Paradigm Based on NOR Flash Array With High Computing Speed and Energy Efficiency., , , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (5): 1692-1703 (2019)