Author of the publication

Efficient Reliability Analysis of Processor Datapath using Atomistic BTI Variability Models.

, , , , , and . ACM Great Lakes Symposium on VLSI, page 57-62. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Accuracy of Quasi-Monte Carlo technique in failure probability estimations., , , , and . ICICDT, page 1-4. IEEE, (2016)Understanding timing impact of BTI/RTN with massively threaded atomistic transient simulations., , , , and . ICICDT, page 1-4. IEEE, (2014)On the implementation of a baseband processor for a portable dual mode DECT/GSM terminal., , , and . ISCAS (4), page 334-337. IEEE, (2001)A reusable IP FFT core for DSP applications., , , , , , and . ISCAS (3), page 621-624. IEEE, (2004)A novel methodology for designing high-performance and low-power FPGA interconnection targeting DSP applications., , and . ISCAS, IEEE, (2006)BLonD++: performance analysis and optimizations for enabling complex, accurate and fast beam dynamics studies., , , and . SAMOS, page 123-130. ACM, (2018)A Temperature-Aware Placement and Routing Algorithm Targeting 3D FPGAs., and . VLSI-SoC (Selected Papers), volume 313 of IFIP Advances in Information and Communication Technology, page 211-231. Springer, (2008)FPGA Acceleration of Approximate KNN Indexing on High- Dimensional Vectors., , and . ReCoSoC, page 59-65. IEEE, (2019)A low-cost fault tolerant solution targeting commercial FPGA devices., and . J. Syst. Archit., 59 (10-D): 1255-1265 (2013)Systematic methodology for exploration of performance - Energy trade-offs in network applications using Dynamic Data Type refinement., , , , , , and . J. Syst. Archit., 53 (7): 417-436 (2007)