( en | de | ru )

 

Disambiguation of "Yoon, Euisik"

Author of the publication

copydeleteadd this publication to your clipboard
A new adder scheme with reduced P, G signal generations using redundant binary number system.

, , and . ISCAS, page 633-636. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ho-Byung Yoon

Chang-Ju Yoon

Jeong-Weon Yoon

Deok Ryong Yoon

Seok-Chan Yoon

 

Other publications of authors with the same name

A 0.5V 20fJ/conversion-step rail-to-rail SAR ADC with programmable time-delayed control units for low-power biomedical application., , and . ESSCIRC, page 339-342. IEEE, (2011)A CMOS Fingerprint System-on-a-Chip With Adaptable Pixel Networks and Column-Parallel Processors for Image Enhancement and Recognition., , , and . IEEE J. Solid State Circuits, 43 (11): 2558-2567 (2008)12.3 PWM buck converter with >80% PCE in 45μA-to-4mA loads using analog-digital hybrid control for impiantale biomedical systems., , , and . ISSCC, page 1-3. IEEE, (2015)Modular 128-Channel Δ-ΔΣ Analog Front-End Architecture Using Spectrum Equalization Scheme for 1024-Channel 3-D Neural Recording Microsystems., , , and . IEEE J. Solid State Circuits, 53 (2): 501-514 (2018)A Low-Power 2.4-GHz Current-Reused Receiver Front-End and Frequency Source for Wireless Sensor Network., , , and . IEEE J. Solid State Circuits, 42 (5): 1012-1022 (2007)A Bidirectional Neural Interface Circuit With Active Stimulation Artifact Cancellation and Cross-Channel Common-Mode Noise Suppression., , , , , , and . IEEE J. Solid State Circuits, 51 (4): 955-965 (2016)A PWM Buck Converter With Load-Adaptive Power Transistor Scaling Scheme Using Analog-Digital Hybrid Control for High Energy Efficiency in Implantable Biomedical Systems., , , and . IEEE Trans. Biomed. Circuits Syst., 9 (6): 885-895 (2015)A 3-D Camera With Adaptable Background Light Suppression Using Pixel-Binning and Super-Resolution., , , , , , and . IEEE J. Solid State Circuits, 49 (10): 2319-2332 (2014)A 3.1-5.2GHz, Energy-Efficient Single Antenna, Cancellation-Free, Bitwise Time-Division Duplex Transceiver for High Channel Count Optogenetic Neural Interface., , , , , , , , , and . IEEE Trans. Biomed. Circuits Syst., 16 (1): 52-63 (2022)A dual-shank neural probe integrated with double waveguides on each shank for optogenetic applications., , , , and . EMBC, page 5480-5483. IEEE, (2011)