( en | de | ru )

 

Disambiguation of "Kim, Bongjin"

Author of the publication

copydeleteadd this publication to your clipboard
A Reconfigurable 4T2R ReRAM Computing In-Memory Macro for Efficient Edge Applications.

, , , and . IEEE Open J. Circuits Syst., (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ky ng Kim

Die Artikelstruktur in passiven zweisprachigen Wörterbüchern Deutsch-Koreanisch: Konzeption zur Erstellung eines zweisprachigen Lernerwörterbuchs Deutsch-Koreanisch. Uni Heidelberg, (2008)

Kim Gerber

Bongcheol Kim

Youngsang Kim

Sunghun Kim

 

Other publications of authors with the same name

A 28Gb/s transceiver with chirp-managed EDC for DML systems., , , , , , , , , and 1 other author(s). ISSCC, page 264-266. IEEE, (2018)A 0.2-1.45-GHz Subsampling Fractional-N Digital MDLL With Zero-Offset Aperture PD-Based Spur Cancellation and In Situ Static Phase Offset Detection., , and . IEEE J. Solid State Circuits, 52 (3): 799-811 (2017)Area-Efficient QC-LDPC Decoder Architecture Based on Stride Scheduling and Memory Bank Division., and . IEICE Trans. Commun., 96-B (7): 1772-1779 (2013)CIM-Spin: A Scalable CMOS Annealing Processor With Digital In-Memory Spin Operators and Register Spins for Combinatorial Optimization Problems., , and . IEEE J. Solid State Circuits, 57 (7): 2263-2273 (2022)A Reconfigurable lsing Machine for Boolean Satisfiability Problems Featuring Many-Body Spin Interactions., , and . CICC, page 1-2. IEEE, (2023)A 32x32 Time-Domain Wavefront Computing Accelerator for Path Planning and Scientific Simulations., , , , and . CICC, page 1-2. IEEE, (2021)SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (6): 2412-2422 (2022)A Reconfigurable 4T2R ReRAM Computing In-Memory Macro for Efficient Edge Applications., , , and . IEEE Open J. Circuits Syst., (2021)Mixed-Signal Circuits and Architectures for Energy-Efficient In-Memory and In-Sensor Computation of Artificial Neural Networks.. SoCC, page 475-478. IEEE, (2019)A Supply-Noise Sensitivity Tracking PLL in 32 nm SOI Featuring a Deep Trench Capacitor Based Loop Filter., , and . IEEE J. Solid State Circuits, 49 (4): 1017-1026 (2014)