Author of the publication

VWR2A: a very-wide-register reconfigurable-array architecture for low-power embedded devices.

, , , , and . DAC, page 895-900. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Ultra Low Energy Biomedical Signal Processing System Operating at Near-Threshold., , , , , , , , , and 1 other author(s). IEEE Trans. Biomed. Circuits Syst., 5 (6): 546-554 (2011)Open the box of digital neuromorphic processor: Towards effective algorithm-hardware co-design., , , , , , , , and . ISCAS, page 1-5. IEEE, (2023)A Gate-Level Method for Transistor-Level Bridging Fault Diagnosis., , , , and . VTS, page 266-271. IEEE Computer Society, (2006)A Multi(bio)sensor Acquisition System With Integrated Processor, Power Management, 8×8 LED Drivers, and Simultaneously Synchronized ECG, BIO-Z, GSR, and Two PPG Readouts., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 51 (11): 2584-2595 (2016)A 36 μW 1.1 mm2 Reconfigurable Analog Front-End for Cardiovascular and Respiratory Signals Recording., , , , , , , and . IEEE Trans. Biomed. Circuits Syst., 12 (4): 774-783 (2018)A DfT Architecture for 3D-SICs Based on a Standardizable Die Wrapper., , , and . J. Electron. Test., 28 (1): 73-92 (2012)10.6 A 0.74V 200μW multi-standard transceiver digital baseband in 40nm LP-CMOS for 2.4GHz Bluetooth Smart / ZigBee / IEEE 802.15.6 personal area networks., , , , , , , , , and . ISSCC, page 186-187. IEEE, (2014)18.3 A multi-parameter signal-acquisition SoC for connected personal health applications., , , , , , , , , and 1 other author(s). ISSCC, page 314-315. IEEE, (2014)VWR2A: a very-wide-register reconfigurable-array architecture for low-power embedded devices., , , , and . DAC, page 895-900. ACM, (2022)3D DfT architecture for pre-bond and post-bond testing., , , and . 3DIC, page 1-8. IEEE, (2010)