( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Reorder Buffer Contention: A Forward Speculative Interference Attack for Speculation Invariant Instructions.

, , , и . IEEE Comput. Archit. Lett., 20 (2): 162-165 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Magnus Redeker

Magnus Schäfer

Magnus Lucassen

Magnus Schmidt

Magnus Kolter

 

Другие публикации лиц с тем же именем

BISDU: A Bit-Serial Dot-Product Unit for Microcontrollers., , и . ACM Trans. Embed. Comput. Syst., 22 (5): 79:1-79:22 (сентября 2023)Power-Efficient Computer Architectures: Recent Advances, , и . Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers, (2014)Efficient invisible speculative execution through selective delay and value prediction., , , , и . ISCA, стр. 723-735. ACM, (2019)Double Throughput Multiply-Accumulate unit for FlexCore processor enhancements., , и . IPDPS, стр. 1-7. IEEE, (2009)Architecting Selective Refresh based Multi-Retention Cache for Heterogeneous System (ARMOUR)., , и . DAC, стр. 1-6. IEEE, (2023)STIFF: thermally safe temperature effect inversion aware FinFET based multi-core., , и . CF, стр. 21-29. ACM, (2022)A low-leakage twin-precision multiplier using reconfigurable power gating., , , и . ISCAS (2), стр. 1654-1657. IEEE, (2005)Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing., , , , и . ACM Trans. Reconfigurable Technol. Syst., 12 (3): 15:1-15:24 (2019)A High-Speed, Energy-Efficient Two-Cycle Multiply-Accumulate (MAC) Architecture and Its Application to a Double-Throughput MAC Unit., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (12): 3073-3081 (2010)On Value Recomputation to Accelerate Invisible Speculation., , , , , , , и . CoRR, (2021)