Author of the publication

A reconfigurable analog baseband for single-chip, Saw-less, 2G/3G/4G cellular transceivers with carrier aggregation.

, , , , , and . A-SSCC, page 9-12. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 4GHz 0.73psrms-Integrated-Jitter PVT-Insensitive Fractional-N Sub-Sampling Ring PLL with a Jitter-Tracking DLL-Assisted DTC., , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)A 9.4MHz-to-2.4GHz Jitter-Power Reconfigurable Fractional-N Ring PLL for Multi-Standard Applications in 7nm FinFET CMOS Technology., , , , and . A-SSCC, page 87-90. IEEE, (2019)A 14nm FinFET analog baseband SOC for multi-mode cellular applications with tri-band carrier aggregation., , , , , and . ISOCC, page 1-2. IEEE, (2017)A reconfigurable analog baseband transformer for multistandard applications in 14nm FinFET CMOS., , , , , , , and . A-SSCC, page 5-8. IEEE, (2017)4.3 A 43mm2 Fully Integrated Legacy Cellular and 5G FR1 RF Transceiver with 24RX/3TX Supporting Inter-Band 7CA/5CA 4×4 MIMO with 1K-QAM., , , , , , , , , and 26 other author(s). ISSCC, page 80-82. IEEE, (2024)A Blocker-Tolerant Direct Sampling Receiver for Wireless Multi-Channel Communication in 14nm FinFET CMOS., , , , , , , , , and 5 other author(s). A-SSCC, page 165-168. IEEE, (2019)A reconfigurable analog baseband for single-chip, Saw-less, 2G/3G/4G cellular transceivers with carrier aggregation., , , , , and . A-SSCC, page 9-12. IEEE, (2014)