Author of the publication

A Memory Efficient, Multiplierless & Modular VLSI Architecture of 1D/2D Re-Configurable 9/7 & 5/3 DWT Filters Using Distributed Arithmetic.

, and . J. Circuits Syst. Comput., 29 (9): 2050151:1-2050151:29 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High resolution digital filter implementation and its data acquisition system augmentation with VECC DAQ., , , and . ICCCNT, page 1-5. IEEE, (2020)Test-bench for Task Offloading Mechanisms: Modelling the Rewards of Non-stationary Nodes., , and . ANTS, page 1-4. IEEE, (2019)Modular and parallel VLSI architecture of multi-dimensional quad-core GA co-processor for real time image/video processing., and . Microprocess. Microsystems, (2019)A Novel Paradigm of CORDIC-Based FFT Architecture Framed on the Optimality of High-Radix Computation., and . Circuits Syst. Signal Process., 40 (1): 311-334 (2021)SHUBHCHINTAK., , , , , and . Multim. Tools Appl., 81 (26): 37137-37163 (2022)Generalized multiprotocol label switching: an overview of routing and management enhancements., , , , , and . IEEE Commun. Mag., 39 (1): 144-150 (2001)Precise realization of one-staged 2-D DCT using analog current mode architecture in compressed sensing front-end., and . Microelectron. J., (2021)Systematic realization of non-linear arithmetic functions using hexagonal Field Programmable Analog Array., and . Microelectron. J., (2022)Harnessing the Power of Multi-Lingual Datasets for Pre-training: Towards Enhancing Text Spotting Performance., , , , , and . CoRR, (2023)Gene selection of microarray data using Heatmap Analysis and Graph Neural Network., , and . Appl. Soft Comput., (March 2023)