( en | de | ru )

 

Disambiguation of "Kwasniewski, Tad A."

Author of the publication

copydeleteadd this publication to your clipboard
A programmable pre-cursor ISI equalization circuit for high-speed serial link over highly lossy backplane channel.

, , , , and . CCECE, page 1221-1226. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Klaus Kwasniewski

Tad Shull

Stefan Kwasniewski

Tad Holak

Tad Holak

 

Other publications of authors with the same name

A Timing Jitter Reduction Technique in a Cyclic Injection Clock Multiplier for Data Communication System., , and . SoCC, page 123-126. IEEE, (2006)A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (12): 1742-1748 (2009)A 10Gb/s transmitter with multi-tap FIR pre-emphasis in 0.18µm CMOS technology., , , and . ASP-DAC, page 679-682. ACM Press, (2005)A 40 GHz Quadrature LC VCO and Frequency Divider in 90-nm CMOS Technology., and . ISCAS, page 3047-3050. IEEE, (2007)A 0.18µm CMOS clock and data recovery circuit with extended operation range., , , and . ISCAS, IEEE, (2006)A full-rate truly monolithic CMOS CDR for low-cost applications., , , , , and . CCECE, page 1208-1212. IEEE, (2009)A multi-mode sphere detector architecture for WLAN applications., and . SoCC, page 155-158. IEEE, (2008)A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS., , and . CICC, page 543-546. IEEE, (2007)A signal integrity-based link performance simulation platform., , , , and . CICC, page 725-728. IEEE, (2005)Low Complexity Reconfigurable DSP Circuit Implementations Based on Common Sub-expression Elimination., , and . J. Signal Process. Syst., 61 (3): 353-365 (2010)