Author of the publication

A Length-Matching Routing Algorithm for High-Performance Printed Circuit Boards.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (12): 2784-2794 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Improving Programmability and Efficiency of Large-Scale Graph Analytics for FPGA Platforms.. ISPD, page 39. ACM, (2019)An improved benchmark suite for the ISPD-2013 discrete cell sizing contest., , , , , and . ISPD, page 168-170. ACM, (2013)Algorithms for simultaneous escape routing and Layer assignment of dense PCBs., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (8): 1510-1522 (2006)HLS-based High-throughput and Work-efficient Synthesizable Graph Processing Template Pipeline., , and . ACM Trans. Embed. Comput. Syst., 22 (2): 34:1-34:24 (March 2023)Optimal routing algorithms for pin clusters in high-density multichip modules., , and . ICCAD, page 767-774. IEEE Computer Society, (2005)A provably good algorithm for high performance bus routing., and . ICCAD, page 830-837. IEEE Computer Society / ACM, (2004)Gate sizing and device technology selection algorithms for high-performance industrial designs., , and . ICCAD, page 724-731. IEEE Computer Society, (2011)Escape Routing For Dense Pin Clusters In Integrated Circuits.. DAC, page 49-54. IEEE, (2007)Graph Analytics Accelerators for Cognitive Systems., , , , , , and . IEEE Micro, 37 (1): 42-51 (2017)Simultaneous Escape-Routing Algorithms for Via Minimization of High-Speed Boards., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (1): 84-95 (2008)