( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
System Condition for Controllable Power Flow System Considering Reaction Delay.

, , и . ICCE-TW, стр. 1-2. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Tanja Kaneko

Gaël Kaneko

Stefano Mineo

Kiosuke Kaneko

Christiane Langer-Kaneko

 

Другие публикации лиц с тем же именем

VLSI/PCB placement with obstacles based on sequence-pair., , и . ISPD, стр. 26-31. ACM, (1997)A Novel Capacitor Placement Strategy in ASCCOT: Automatic Layouter for Switched Capacitor Circuits., , и . ISCAS, стр. 2094-2097. IEEE, (1993)A complete framework of simultaneous functional unit and register binding with skew scheduling.. ISQED, стр. 189-195. IEEE, (2011)3D scheduling based on code space exploration for dynamically reconfigurable systems., , и . ISCAS (5), стр. 465-468. IEEE, (2002)Analysis and suppression of unnecessary transitions in weakly complementary MOS logic networks for low power.. ISCAS (1), стр. 262-265. IEEE, (1999)Power Flow Management for Smart Grids: Considering Renewable Energy and Demand Uncertainty., , и . ICCE-TW, стр. 1-2. IEEE, (2019)System Condition for Controllable Power Flow System Considering Reaction Delay., , и . ICCE-TW, стр. 1-2. IEEE, (2020)Safe clocking register assignment in datapath synthesis., , и . ICCD, стр. 120-127. IEEE Computer Society, (2008)Efficient path delay test generation based on stuck-at test generation using checker circuitry., , , и . ICCAD, стр. 418-423. IEEE Computer Society, (2007)Extended register-sharing in the synthesis of dual-rail two-phase asynchronous datapath., и . ACM Great Lakes Symposium on VLSI, стр. 481-484. ACM, (2007)