( en | de | ru )

 

Disambiguation of "Reisis, Dionisios I."

Author of the publication

copydeleteadd this publication to your clipboard
Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip.

, , , , , , , , and . DATE, page 20014-20019. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nata i i

imun Ko i i

Slobodan Ru i i

I Erukhimovich

I Yang

 

Other publications of authors with the same name

Image Computations on Meshes with Multiple Broadcast., and . IEEE Trans. Pattern Anal. Mach. Intell., 11 (11): 1194-1202 (1989)VLSI Arrays with Reconfigurable Buses., and . ICS, volume 297 of Lecture Notes in Computer Science, page 732-743. Springer, (1987)Configurable baseband digital transceiver for Gbps wireless 60 GHz communications., , , , , and . ICECS, page 192-195. IEEE, (2011)Real Time Demonstration of an End-to-End Optical Datacenter Network with Dynamic Bandwidth Allocation., , , , , , , , , and 5 other author(s). ECOC, page 1-3. IEEE, (2018)Customizing a VLIW Chip Multiprocessor for Motion Estimation Algorithms., , , and . ARCS Workshops, VDE-Verlag, (2011)An Efficient Network Analyser Based on Linear Array Architecture., , and . Parallel Algorithms Appl., 2 (1-2): 139-147 (1994)Parallel Computations on Reconfigurable Meshes., , , and . IEEE Trans. Computers, 42 (6): 678-692 (1993)Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip., , , , , , , , and . DATE, page 20014-20019. IEEE Computer Society, (2003)An efficient multiple precision floating-point multiplier., , and . ICECS, page 153-156. IEEE, (2011)An efficient multiple precision floating-point Multiply-Add Fused unit., , and . Microelectron. J., (2016)