Author of the publication

Variable-length VLIW encoding for code size reduction in embedded processors.

, , , , , and . SoCC, page 296-299. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Variable-length VLIW encoding for code size reduction in embedded processors., , , , , and . SoCC, page 296-299. IEEE, (2016)Power minimization for dynamic PLAs., , , and . ASP-DAC, page 1010-1013. ACM Press, (2005)Embedding Repeaters in Silicon IPs for Cross-IP Interconnections., , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (3): 597-601 (2013)High-Speed and Low-Power Design Techniques for TCAM Macros., , and . IEEE J. Solid State Circuits, 43 (2): 530-540 (2008)A 16 nm 140 TOPS/W 5 μJ/Inference Keyword Spotting Engine Based on 1D-BCNN., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (12): 4564-4568 (December 2023)Maintaining performance on power gating of microprocessor functional units by using a predictive pre-wakeup strategy., , , and . ACM Trans. Archit. Code Optim., 8 (3): 16:1-16:27 (2011)Cell-based layout techniques supporting gate-level voltage scaling for low power., and . IEEE Trans. Very Large Scale Integr. Syst., 8 (5): 629-633 (2000)Self-super-cutoff power gating with state retention on a 0.3V 0.29fJ/cycle/gate 32b RISC core in 0.13µm CMOS., , and . ISSCC, page 426-427. IEEE, (2013)RSCE-aware ultra-low-voltage 40-nm CMOS circuits., , , , and . ISOCC, page 131-134. IEEE, (2011)Low power shift registers for megabits CMOS image sensors., , , and . ASICON, page 17-20. IEEE, (2011)