( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Layer-Adaptable Cache Hierarchy by a Multiple-layer Bypass Mechanism.

, , , и . HEART, стр. 12:1-12:6. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ryusuke Shimada

Masashi Egawa

Yuko Egawa

Kazuko Pfeiffer-Egawa

 

Другие публикации лиц с тем же именем

A Capacity-Aware Thread Scheduling Method Combined with Cache Partitioning to Reduce Inter-Thread Cache Conflicts., , , и . IEICE Trans. Inf. Syst., 96-D (9): 2047-2054 (2013)OpenCL-like offloading with metaprogramming for SX-Aurora TSUBASA., , , и . Parallel Comput., (2021)Improving Quantum Annealing Performance on Embedded Problems., , , и . Supercomput. Front. Innov., 7 (4): 32-48 (2020)An Adjacent-Line-Merging Writeback Scheme for STT-RAM-Based Last-Level Caches., , , , и . IEEE Trans. Multi Scale Comput. Syst., 4 (4): 593-604 (2018)A middle-grain circuit partitioning strategy for 3-D integrated floating-point multipliers., , , , и . 3DIC, стр. 1-6. IEEE, (2011)Vertically integrated processor and memory module design for vector supercomputers., , , и . 3DIC, стр. 1-6. IEEE, (2013)Towards Conflict-Aware Workload Co-execution on SX-Aurora TSUBASA., , , , и . PDCAT, том 13148 из Lecture Notes in Computer Science, стр. 163-174. Springer, (2021)Toward Building a Digital Twin of Job Scheduling and Power Management on an HPC System., , , и . JSSPP, том 13592 из Lecture Notes in Computer Science, стр. 47-67. Springer, (2022)Scaling Up Of Wave Pipelines., , , и . VLSI Design, стр. 439-445. IEEE Computer Society, (2001)Cache partitioning strategies for 3-D stacked vector processors., , , и . 3DIC, стр. 1-6. IEEE, (2010)