Author of the publication

Device engineering and CMOS integration of nanoscale memristors.

, , , , and . ISCAS, page 425-427. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Memristor-CMOS Analog Coprocessor for Acceleration of High-Performance Computing Applications., , , , , , , and . ACM J. Emerg. Technol. Comput. Syst., 14 (3): 38:1-38:30 (2018)All Hardware-Based Two-Layer Perceptron Implemented in Memristor Crossbar Arrays., , , , and . ISCAS, page 1-5. IEEE, (2021)Memristor Crossbars with 4.5 Terabits-per-Inch-Square Density and Two Nanometer Dimension., , , , , , and . CoRR, (2018)MERRC: A Memristor-Enabled Reconfigurable Low-Power Reservoir Computing Architecture at the Edge., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (1): 174-186 (January 2024)Artificial neural networks based on memristive devices., , , , and . Sci. China Inf. Sci., 61 (6): 060423:1-060423:14 (2018)Reservoir Computing Using Diffusive Memristors., , , , , , , , , and . Adv. Intell. Syst., 1 (7): 1900084 (2019)In situ training of feed-forward and recurrent convolutional memristor networks., , , , , , , , , and 8 other author(s). Nat. Mach. Intell., 1 (9): 434-442 (2019)Memristors as radiofrequency switches., , , and . ISCAS, page 377-380. IEEE, (2016)Effect of nanoimprinted surface relief on Si and Ge nucleation and ordering., , , , , and . Microelectron. J., 37 (12): 1481-1485 (2006)Three-Dimensional Crossbar Arrays of Self-rectifying Si/SiO2/Si Memristors., and . Handbook of Memristor Networks, Springer, (2019)