( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A scalable quantitative measure of IR-drop effects for scan pattern generation.

, , , , , и . ICCAD, стр. 162-167. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Kifli, Augusli
add a person with the name Kifli, Augusli
 

Другие публикации лиц с тем же именем

Embedded software in real-time signal processing systems: design technologies., , , , , , и . Proc. IEEE, 85 (3): 436-454 (1997)SoC test integration platform., и . VLSI-DAT, стр. 1-2. IEEE, (2015)Fault modeling and testing of retention flip-flops in low power designs., , , и . ASP-DAC, стр. 684-689. IEEE, (2009)Test cycle power optimization for scan-based designs., , , , и . ITC, стр. 134-143. IEEE Computer Society, (2010)Power scan: DFT for power switches in VLSI designs., , , , и . ITC, стр. 1. IEEE Computer Society, (2009)Chess: retargetable code generation for embedded DSP processors., , , , , , и . Code Generation for Embedded Processors, стр. 85-102. Kluwer, (1994)Flag/Condition Handling and Branch Assignment for Large Microcoded Controllers., , , , , и . Synthesis for Control Dominated Circuits, том A-22 из IFIP Transactions, стр. 61-71. North-Holland, (1992)A Practical DFT Approach for Complex Low Power Designs., , , и . Asian Test Symposium, стр. 90-91. IEEE Computer Society, (2009)Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures., , , , , , , , , и . VLSI Signal Processing, 9 (1-2): 49-65 (1995)A unified scheduling model for high-level synthesis and code generation., , и . ED&TC, стр. 234-238. IEEE Computer Society, (1995)