( en | de | ru )

 

Disambiguation of "Varghese, Kuruvilla"

Author of the publication

copydeleteadd this publication to your clipboard
Space Efficient Diagonal Linear Space Sequence Alignment.

, , and . BIBE, page 244-249. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Varghese Panthalookaran

Thomas Varghese

Joseph Varghese

Blesson Varghese

Mathew Varghese

 

Other publications of authors with the same name

Hybrid Working Set Algorithm for SVM Learning With a Kernel Coprocessor on FPGA., , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (10): 2221-2232 (2015)FPGA Based Reconfigurable Coprocessor for Deep Convolutional Neural Network Training., , and . DSD, page 381-388. IEEE Computer Society, (2018)A high-throughput clock-less architecture for soft-output Viterbi detection., , , and . MWSCAS, page 779-782. IEEE, (2017)A RISC-V ISA Compatible Processor IP., , , and . VDAT, page 1-6. IEEE, (2020)A Scalable High Throughput Firewall in FPGA., , and . FCCM, page 43-52. IEEE Computer Society, (2008)A High Throughput Non-uniformly Quantized Binary SOVA Detector on FPGA., , and . VLSID, page 439-444. IEEE Computer Society, (2016)Area optimized H.264 Intra prediction architecture for 1080p HD resolution., , and . ASAP, page 297-300. IEEE Computer Society, (2010)Efficient Hardware Design of Parameterized Posit Multiplier and Posit Adder., and . APCCAS, page 343-347. IEEE, (2023)An FPGA Based Accelerator of the Bi-Directional Wavefront Algorithm for Pairwise Sequence Alignment., , and . APCCAS, page 40-44. IEEE, (2023)A scalable network port scan detection system on FPGA., , and . FPT, page 1-6. IEEE, (2011)