( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Comparing vertical and horizontal SIMD vector processor architectures for accelerated image feature extraction.

, , и . J. Syst. Archit., (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Alberto García Ortiz

Michael Garcia Ortiz

Alberto Garcia Gonzales

Luisa García García

Oscar Alberto Gonzalez Garcia

 

Другие публикации лиц с тем же именем

An FPGA-based thermal emulation framework for multicore systems., и . PATMOS, стр. 1-6. IEEE, (2017)Symbolic Circuit Analysis under an Arc Based Timing Model., и . ETS, стр. 1-2. IEEE, (2019)Run-time schedulability check of real-time tasks for energy efficiency., и . PATMOS, стр. 114-119. IEEE, (2016)A framework for hardware-based DVFS management in multicore mixed-criticality systems., и . ReCoSoC, стр. 1-7. IEEE, (2015)Crosstalk optimization for through-silicon vias by exploiting temporal signal misalignment., , , и . Integr., (2019)Design of an efficient OFDM burst synchronization scheme., , и . ISCAS (3), стр. 449-452. IEEE, (2002)Moment-Based Estimation of Switching Activity for Correlated Distributions., , и . PATMOS, том 3254 из Lecture Notes in Computer Science, стр. 859-868. Springer, (2004)On Timing and Power Consumption in Inductively Coupled On-Chip Interconnects., , , , , и . PATMOS, том 3254 из Lecture Notes in Computer Science, стр. 819-828. Springer, (2004)Hardware-Assisted Signal Activity Analysis for Power Estimation in Rapid Prototyped Systems., , , и . Des. Autom. Embed. Syst., 8 (4): 297-308 (2003)Accelerator Framework of Spike-By-Spike Neural Networks for Inference and Incremental Learning in Embedded Systems., , , и . MOCAST, стр. 1-5. IEEE, (2020)