Author of the publication

A 0.13μm 64Mb HfOx ReRAM using configurable ramped voltage write and low read-disturb sensing techniques for reliability improvement.

, , , , , , , , , , , , , , , , , , , , , , , , and . CICC, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Neuromorphic Computing based on Resistive RAM., , , , , and . ACM Great Lakes Symposium on VLSI, page 311-315. ACM, (2017)On-Chip Analog Trojan Detection Framework for Microprocessor Trustworthiness., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (10): 1820-1830 (2019)Architecture-circuit-technology co-optimization for resistive random access memory-based computation-in-memory chips., , , , and . Sci. China Inf. Sci., (October 2023)The effect of variation on neuromorphic network based on 1T1R memristor array., , , , and . NVMTS, page 1-3. IEEE, (2015)New structure with SiO2-gate-dielectric select gates in vertical-channel three-dimensional (3D) NAND flash memory., , , and . Microelectron. Reliab., (2017)A Highly Reliable RRAM Physically Unclonable Function Utilizing Post-Process Randomness Source., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 56 (5): 1641-1650 (2021)Synaptic learning behaviors achieved by metal ion migration in a Cu/PEDOT: PSS/Ta memristor., , , , , , , and . NVMTS, page 1-4. IEEE, (2015)3.2 A 0.028mm² 32MHz RC Frequency Reference in 0.18μm CMOS with ±900ppm Inaccuracy from -40°C to 125°C and ±1600ppm Inaccuracy After Accelerated Aging., , , , , and . ISSCC, page 56-58. IEEE, (2024)Reliability Perspective on Neuromorphic Computing Based on Analog RRAM., , , , , , , , , and 1 other author(s). IRPS, page 1-4. IEEE, (2019)A 16 Mb RRAM test chip based on analog power system with tunable write pulses., , , and . NVMTS, page 1-3. IEEE, (2015)