( en | de | ru )

 

Disambiguation of "Panda, Rajendran"

Author of the publication

copydeleteadd this publication to your clipboard
Analysis of Noise Avoidance Techniques in DSM Interconnects Using a Complete Crosstalk Noise Model .

, , , , and . DATE, page 456-463. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chitra Rajendran

Vidyalakshmi Rajendran

Satyananda Panda

Lawrence Rajendran

Ranjithkumar Rajendran

 

Other publications of authors with the same name

Impact of Low-Impedance Substrate on Power Supply Integrity., , and . IEEE Des. Test Comput., 20 (3): 16-22 (2003)A Special Issue on the "22nd IEEE International Conference on VLSI Design" New Delhi, India, 5-9 January 2009., and . J. Low Power Electron., 5 (3): 255-256 (2009)Current signature compression for IR-drop analysis., , , and . DAC, page 162-167. ACM, (2000)Early probabilistic noise estimation for capacitively coupled interconnects., , , and . SLIP, page 77-83. ACM, (2002)Post-Mapping Transformations for Low-Power Synthesis., and . VLSI Design, 7 (3): 289-301 (1998)Analysis of Noise Avoidance Techniques in DSM Interconnects Using a Complete Crosstalk Noise Model ., , , , and . DATE, page 456-463. IEEE Computer Society, (2002)Static Electromigration Analysis for Signal Interconnects., , , , , and . ISQED, page 377-382. IEEE Computer Society, (2003)Pre-route Noise Estimation in Deep Submicron Integrated Circuits., , , and . ISQED, page 413-418. IEEE Computer Society, (2002)Characterization of sequential cells for constraint sensitivities., , , , and . ISQED, page 74-79. IEEE Computer Society, (2009)Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding., , , , and . ICCAD, page 627-631. IEEE Computer Society, (2007)