( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
PULP Fiction No More - Dependable PULP Systems for Space.

, , , , , , , и . ETS, стр. 1-10. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Anke Benini

Jochen Benini

Aldo Albert Benini

Luca Rizzini

Luca Tranchini

 

Другие публикации лиц с тем же именем

State-of-the-Art SoC Communication Architectures., , , и . Embedded Systems Handbook, CRC Press, (2005)A Class of Code Compression Schemes for Reducing Power Consumption in Embedded Microprocessor Systems., , и . IEEE Trans. Computers, 53 (4): 467-482 (2004)Origami: A 803-GOp/s/W Convolutional Network Accelerator., и . IEEE Trans. Circuits Syst. Video Techn., 27 (11): 2461-2475 (2017)A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasets., , , и . CoRR, (2018)Efficient Image Dataset Classification Difficulty Estimation for Predicting Deep-Learning Accuracy., , , , , и . CoRR, (2018)Trimming Feature Extraction and Inference for MCU-Based Edge NILM: A Systematic Approach., , , и . IEEE Trans. Ind. Informatics, 18 (2): 943-952 (2022)TCN-CUTIE: A 1, 036-TOp/s/W, 2.72-µJ/Inference, 12.2-mW All-Digital Ternary Accelerator in 22-nm FDX Technology., , , , и . IEEE Micro, 43 (1): 42-48 (2023)Accelerating Inference of Convolutional Neural Networks Using In-memory Computing., , , и . Frontiers Comput. Neurosci., (2021)Layout-driven memory synthesis for embedded systems-on-chip., , , и . IEEE Trans. Very Large Scale Integr. Syst., 10 (2): 96-105 (2002)Scheduling battery usage in mobile systems., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 11 (6): 1136-1143 (2003)