( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols.

, , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (3): 1169-1173 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wing-Ming Chou

Remi Chou

Joseph Chou

Maria Chou

Mike Chou

 

Другие публикации лиц с тем же именем

High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols., , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (3): 1169-1173 (2016)A probabilistic analysis method for functional qualification under Mutation Analysis., , , , , , , и . DATE, стр. 147-152. IEEE, (2012)Economic efficiency analysis of wafer fabrication facilities., , и . WSC, стр. 2216-2222. WSC, (2008)Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability., , , , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 23 (9): 1628-1639 (2015)Concurrency-oriented SoC re-certification by reusing block-level test vectors., , , и . ISQED, стр. 140-147. IEEE, (2014)Useful-skew clock optimization for multi-power mode designs., , и . ICCAD, стр. 647-650. IEEE Computer Society, (2011)An efficient phase detector connection structure for the skew synchronization system., , , и . DAC, стр. 729-734. ACM, (2010)Post silicon skew tuning: Survey and analysis., , , и . ASP-DAC, стр. 646-651. IEEE, (2012)Synthesis of an efficient controlling structure for post-silicon clock skew minimization., , , и . ICCAD, стр. 746-749. IEEE, (2010)Hybrid coverage assertions for efficient coverage analysis across simulation and emulation environments., , , , и . ASP-DAC, стр. 594-599. IEEE, (2015)