( en | de | ru )

 

Disambiguation of "Chung, Chung-Ping"

Author of the publication

copydeleteadd this publication to your clipboard
iAIM: An Intelligent Autonomous Instruction Memory with Branch Handling Capability.

, , and . ICYCS, page 1309-1313. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ping-Cheng Chung

Dai-Hai Chung

Hae-Bon Chung

Chong-Woon Chung

Ku-Young Chung

 

Other publications of authors with the same name

Reducing Memory Traffic and Accelerting Prolog Execution in a Superscalar Prolog System., and . J. Inf. Sci. Eng., 15 (6): 859-884 (1999)Extended Instruction Exploration for Multiple-Issue Architectures., , , and . ACM Trans. Embed. Comput. Syst., 13 (4): 92:1-92:28 (2014)An Optimal Instruction Scheduler for Superscalar Processor., and . IEEE Trans. Parallel Distributed Syst., 6 (3): 303-313 (1995)Filtering of Unnecessary Branch Predictor Lookups for Low-power Processor Architecture., and . J. Inf. Sci. Eng., 24 (4): 1127-1142 (2008)Reconfigurable Custom Functional Unit Generation and Exploitation for Multiple-Issue Processors., , and . J. Inf. Sci. Eng., 31 (4): 1431-1453 (2015)Branch-and-bound task allocation with task clustering-based pruning., , and . J. Parallel Distributed Comput., 64 (11): 1223-1240 (2004)Code compression by register operand dependency., , and . J. Syst. Softw., 72 (3): 295-304 (2004)Inverted file compression through document identifier reassignment., , , and . Inf. Process. Manag., 39 (1): 117-131 (2003)Selecting Heterogeneous Computation Blocks for Reconfigurable JPEG Codec Computing., , , , and . ERSA, page 99-106. CSREA Press, (2007)Instruction Set Extension Exploration in Multiple-Issue Architecture., , , and . DATE, page 764-769. ACM, (2008)