Author of the publication

Testing of Flow-Based Microfluidic Biochips: Fault Modeling, Test Generation, and Experimental Demonstration.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (10): 1463-1475 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Post-Route Refinement for High-Frequency PCBs Considering Meander Segment Alleviation., , , and . CoRR, (2017)Autonomous vehicle routing in multiple intersections., and . ASP-DAC, page 585-590. ACM, (2019)Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping., , , and . DAC, page 141:1-141:6. ACM, (2015)Timing-aware clock gating of pulsed-latch circuits for low power design., and . VLSI-DAT, page 1-4. IEEE, (2013)A nonlinear optimization methodology for resistor matching in analog integrated circuits., , and . VLSI-DAT, page 1-4. IEEE, (2012)Triangle-based process hotspot classification with dummification in EUVL., , , and . VLSI-DAT, page 1-4. IEEE, (2014)Load-balanced clock tree synthesis with adjustable delay buffer insertion for clock skew reduction in multiple dynamic supply voltage designs., , , and . ACM Trans. Design Autom. Electr. Syst., 17 (3): 34:1-34:22 (2012)A logic integrated optimal pin-count design for digital microfluidic biochips., , and . DATE, page 1-6. European Design and Automation Association, (2014)Multi-level droplet routing in active-matrix based digital-microfluidic biochips., , , and . ASP-DAC, page 46-51. IEEE, (2018)An efficient algorithm of adjustable delay buffer insertion for clock skew minimization in multiple dynamic supply voltage designs., , and . ASP-DAC, page 825-830. IEEE, (2011)