Author of the publication

Programmable Leakage Test and Binning for TSVs With Self-Timed Timing Control.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (8): 1265-1273 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On-the-fly timing-aware built-in self-repair for high-speed interposer wires in 2.5-D ICs., , , and . ETS, page 1-2. IEEE, (2014)Process-Resilient Low-Jitter All-Digital PLL via Smooth Code-Jumping., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (12): 2240-2249 (2013)A Resilient and Power-Efficient Automatic-Power-Down Sense Amplifier for SRAM Design., and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (10): 1031-1035 (2008)Diagnosis by Image Recovery: Finding Mixed Multiple Timing Faults in a Scan Chain., and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (8): 690-694 (2007)X-Calibration: A Technique for Combating Excessive Bitline Leakage Current in Nanometer SRAM Designs., and . IEEE J. Solid State Circuits, 43 (9): 1964-1971 (2008)Robust SRAM Design via BIST-Assisted Timing-Tracking (BATT)., and . IEEE J. Solid State Circuits, 44 (2): 642-649 (2009)Programmable Leakage Test and Binning for TSVs With Self-Timed Timing Control., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (8): 1265-1273 (2013)A UWB IR timed-array radar using time-shifted direct-sampling architecture., , , , , , , , , and 3 other author(s). VLSIC, page 54-55. IEEE, (2012)Cell-based delay locked loop compiler., and . ISOCC, page 91-92. IEEE, (2016)Fault-Simulation Based Design Error Diagnosis for Sequential Circuits., , , and . DAC, page 632-637. ACM Press, (1998)