( en | de | ru )

 

Disambiguation of "Craninckx, Jan"

Author of the publication

copydeleteadd this publication to your clipboard
A linear 28nm CMOS digital transmitter with 2×12bit up to LO baseband sampling and -58dBc C-IM3.

, , , , , and . ESSCIRC, page 379-382. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tsai-Yu Jansen

Einfluss der Konversion laparoskopischer Operationen auf Tumorwachstum, hepatische Metastasierung und Tumorangiogenese. Uni Heidelberg, (2010)

Dirk Jansen

Temperaturkorrektur von mit dem Falling-Weight-Deflectometer gemessenen Deflexionen auf Asphaltbefestigungen. Uni Duisburg-Essen, (2009)

Richard Janissen

Biomolecular based nano-manipulation with a combined atomic force microscope and single molecule fluorescence setup. Uni Düsseldorf, (2009)

Matthäus Janczyk

Synthese funktionalisierter Trinukleotide und ihre Anwendung bei der Randomisierung. Uni Greifswald, (2009)

Christoph Janello

Wertschöpfung im digitalisierten Buchmarkt. Uni München, (2010)
 

Other publications of authors with the same name

Clock synthesis design.. ISSCC, page 510. IEEE, (2009)A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers., , , , and . IEEE J. Solid State Circuits, 54 (3): 646-658 (2019)A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors., and . IEEE J. Solid State Circuits, 32 (5): 736-744 (1997)A Compact, Low-Power Analog Front-End With Event-Driven Input Biasing for High-Density Neural Recording in 22-nm FDSOI., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 804-808 (2022)A 40 nm CMOS 0.4-6 GHz Receiver Resilient to Out-of-Band Blockers., , , , , , , and . IEEE J. Solid State Circuits, 46 (7): 1659-1671 (2011)A 9.2-12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter., , , and . IEEE J. Solid State Circuits, 50 (5): 1203-1213 (2015)New Associate Editor.. IEEE J. Solid State Circuits, 53 (5): 1243 (2018)New Associate Editors.. IEEE J. Solid State Circuits, 53 (4): 963-964 (2018)Correction to Ä 70 dB DR 10 b 0-to-80 MS/s Current-Integrating SAR ADC With Adaptive Dynamic Range"., , , , and . IEEE J. Solid State Circuits, 50 (2): 619 (2015)New Associate Editor.. IEEE J. Solid State Circuits, 52 (4): 887 (2017)