( en | de | ru )

 

Disambiguation of "Pomeranz, Irith"

Author of the publication

copydeleteadd this publication to your clipboard
On Removing Redundancies from Synchronous Sequential Circuits with Synchronizing Sequences.

, and . IEEE Trans. Computers, 45 (1): 20-32 (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Irith Baumann

Irith Wiegand

Alexander Pomeranz

Irith Bittmann

Irith Bittmann

 

Other publications of authors with the same name

Don't Care Identification and Statistical Encoding for Test Data Compression., , , , and . IEICE Trans. Inf. Syst., 87-D (3): 544-550 (2004)Reset and partial-reset-based functional broadside tests., and . IET Comput. Digit. Tech., 6 (4): 232-239 (2012)Test Sequences with Reduced and Increased Switching Activity., and . J. Low Power Electron., 6 (2): 350-358 (2010)RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation.. IEEE Trans. Very Large Scale Integr. Syst., 28 (8): 1930-1934 (2020)Improving the Diagnosability of Scan Chain Faults Under Transparent-Scan by Observation Points.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (6): 1278-1287 (2018)Input Test Data Volume Reduction for Skewed-Load Tests by Additional Shifting of Scan-In States.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (4): 638-642 (2014)Non-Test Cubes for Test Generation Targeting Hard-to-Detect Faults.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (12): 1957-1965 (2013)Reducing test-data volume using P-testable scan chains in circuits with multiple scan chains.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (10): 1465-1478 (2004)A Multicycle Test Set Based on a Two-Cycle Test Set With Constant Primary Input Vectors.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (7): 1124-1132 (2015)n-pass n-detection fault simulation and its applications., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (8): 980-986 (2002)