Author of the publication

A 60GHz on-chip RF-Interconnect with λ/4 coupler for 5Gbps bi-directional communication and multi-drop arbitration.

, , , , , , , and . CICC, page 1-4. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Comparative Survey of Load Speculation Architectures., and . J. Instruction-Level Parallelism, (2000)Reconfigurable Accelerator Compute Hierarchy: A Case Study using Content-Based Image Retrieval., , , and . IISWC, page 276-287. IEEE, (2020)Fool me twice: Exploring and exploiting error tolerance in physics-based animation., , , and . ACM Trans. Graph., 29 (1): 5:1-5:11 (2009)An automated design flow for 3D microarchitecture evaluation., , , , , and . ASP-DAC, page 384-389. IEEE, (2006)HC-Sim: a fast and exact l1 cache simulator with scratchpad memory co-simulation support., , and . CODES+ISSS, page 295-304. ACM, (2011)Reducing the Energy of Speculative Instruction Schedulers., , and . ICCD, page 641-646. IEEE Computer Society, (2005)Understanding the energy efficiency of SMT and CMP with multiclustering., , , and . ISLPED, page 48-53. ACM, (2005)On-chip interconnection network for accelerator-rich architectures., , , , and . DAC, page 8:1-8:6. ACM, (2015)Microarchitecture evaluation with floorplanning and interconnect pipelining., , , , , , , and . ASP-DAC, page 8-15. ACM Press, (2005)An Evaluation of Deeply Decoupled Cores., , , , and . J. Instruction-Level Parallelism, (2006)