Author of the publication

Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures.

, , and . ISCA, page 80-91. ACM, (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Enhancing Last-Level Cache Performance by Block Bypassing and Early Miss Determination., and . Asia-Pacific Computer Systems Architecture Conference, volume 4186 of Lecture Notes in Computer Science, page 52-66. Springer, (2006)QoS-Driven Coordinated Management of Resources to Save Energy in Multi-core Systems., , and . IPDPS, page 303-313. IEEE, (2019)A compiler algorithm that reduces read latency in ownership-based cache coherence protocols., and . PACT, page 69-78. IFIP Working Group on Algol / ACM, (1995)Improving power efficiency of D-NUCA caches., , , , and . SIGARCH Comput. Archit. News, 35 (4): 53-58 (2007)Starvation-free commit arbitration policies for transactional memory systems., and . SIGARCH Comput. Archit. News, 35 (1): 39-46 (2007)DELTA: Distributed Locality-Aware Cache Partitioning for Tile-based Chip Multiprocessors., , , and . IPDPS, page 578-589. IEEE, (2020)A Survey of Cache Coherence Schemes for Multiprocessors.. Computer, 23 (6): 12-24 (1990)Characterising and Modelling Shared Memory Accesses in Multiprocessor Programs., and . Parallel Comput., 22 (6): 869-893 (1996)Using Write Caches to Improve Performance of Cache Coherence Protocols in Shared-Memory Multiprocessors., and . J. Parallel Distributed Comput., 26 (2): 193-210 (1995)High-Performance Embedded Architecture and Compilation Roadmap., , , , , , , , , and 1 other author(s). Trans. High Perform. Embed. Archit. Compil., (2007)