( en | de | ru )

 

Disambiguation of "Mattausch, Hans Jürgen"

Author of the publication

copydeleteadd this publication to your clipboard
A low-power video segmentation LSI with boundary-active-only architecture.

, , , , , and . ASP-DAC, page 13-14. ACM Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hans Jürgen Mattausch

Gösta Mattausch

Rudolf Mattausch

Josef Mattausch

Josef Mattausch

 

Other publications of authors with the same name

Object tracking in video pictures based on image segmentation and pattern matching., , , , , and . ISCAS (4), page 3215-3218. IEEE, (2005)Energy-Efficient Hardware Implementation of Road-Lane Detection Based on Hough Transform with Parallelized Voting Procedure and Local Maximum Algorithm., , , , and . IEICE Trans. Inf. Syst., 102-D (6): 1171-1182 (2019)Realization of K-Nearest-Matches Search Capability in Fully-Parallel Associative Memories., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (6): 1240-1243 (2007)Memory-based hardware-accelerated system for high-speed human detection., , and . Adv. Robotics, 28 (5): 317-327 (2014)Cluster-Based Prototype Learning System for Multiple Applications with Flexible HW/SW Codesign., and . PDCAT, page 416-419. IEEE, (2012)A coprocessor for clock-mapping-based nearest Euclidean distance search with feature vector dimension adaptability., , , , and . CICC, page 1-4. IEEE, (2014)Digital associative memory for word-parrallel Manhattan-distance-based vector quantization., , and . ESSCIRC, page 185-188. IEEE, (2012)Correlation method of circuit-performance and technology fluctuations for improved design reliability., , , , , , , , , and . ASP-DAC, page 39-44. ACM, (2001)K-means clustering algorithm for multimedia applications with flexible HW/SW co-design., and . J. Syst. Archit., 59 (3): 155-164 (2013)Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (3): 431-444 (2018)