Author of the publication

SRAM stability characterization using tunable ring oscillators in 45nm CMOS.

, , , , , and . ISSCC, page 354-355. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Guest Editorial Introduction to the Special Issue on the 2022 Symposium on VLSI Circuits., and . IEEE J. Solid State Circuits, 58 (4): 897-900 (2023)An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors., , , and . IEEE J. Solid State Circuits, 45 (4): 843-855 (2010)Design Techniques for a 6.4-32-Gb/s 0.96-pJ/b Continuous-Rate CDR With Stochastic Frequency-Phase Detector., , , , and . IEEE J. Solid State Circuits, 57 (2): 573-585 (2022)A 500-Mb/s soft-output Viterbi decoder., , , and . IEEE J. Solid State Circuits, 38 (7): 1234-1241 (2003)BROOM: An Open-Source Out-of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS., , , , and . IEEE Micro, 39 (2): 52-60 (2019)Level conversion for dual-supply systems., , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (2): 185-195 (2004)A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI., , , , , , , , , and 1 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 28 (12): 2721-2725 (2020)LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (3): 1012-1022 (2021)Power - Performance Optimization for Custom Digital Circuits., and . J. Low Power Electron., 2 (1): 113-120 (2006)Measurements and Analysis of Process Variability in 90nmCMOS., and . IEEE J. Solid State Circuits, 44 (5): 1655-1663 (2009)