( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Layout-dependent aging mitigation for critical path timing.

, , , , , , , и . ASP-DAC, стр. 153-158. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Lin Lin

 

Другие публикации лиц с тем же именем

Data Efficient Lithography Modeling With Transfer Learning and Active Data Selection., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (10): 1900-1913 (2019)A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (9): 1585-1598 (2019)Layout Synthesis for Topological Quantum Circuits With 1-D and 2-D Architectures., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (8): 1574-1587 (2018)Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview., , , и . CoRR, (2022)Asynchronous Reinforcement Learning Framework and Knowledge Transfer for Net-Order Exploration in Detailed Routing., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (9): 3132-3142 (2022)Introduction to the Special Issue on Machine Learning for CAD/EDA., , и . ACM Trans. Design Autom. Electr. Syst., 28 (2): 14:1-14:2 (марта 2023)HybridNet: Dual-Branch Fusion of Geometrical and Topological Views for VLSI Congestion Prediction., , , , и . CoRR, (2023)Post-Layout Simulation Driven Analog Circuit Sizing., , , , , , , , и . CoRR, (2023)An Efficient Task-Parallel Pipeline Programming Framework., , , , и . HPC Asia, стр. 95-106. ACM, (2024)READ: Reliability-Enhanced Accelerator Dataflow Optimization using Critical Input Pattern Reduction., , , , и . DATE, стр. 1-2. IEEE, (2023)