From post

All-Digital Adaptive Clocking to Tolerate Transient Supply Noise in a Low-Voltage Operation.

, и . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (12): 893-897 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A Dynamic Timing Error Prevention Technique in Pipelines With Time Borrowing and Clock Stretching., и . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (1): 74-83 (2014)Digital PHY Design Methodologies for High-Speed and Low-Power Memory Interface., , , , , и . ISOCC, стр. 140-141. IEEE, (2018)Low-power design under variation using error prevention and error tolerance (invited paper)., , и . LATW, стр. 1-6. IEEE Computer Society, (2012)22.5 An 8nm 18Gb/s/pin GDDR6 PHY with TX Bandwidth Extension and RX Training Technique., , , , , , , , , и 6 other автор(ы). ISSCC, стр. 338-340. IEEE, (2020)A dynamic timing control technique utilizing time borrowing and clock stretching., , , и . CICC, стр. 1-4. IEEE, (2010)On the impact of 3D integration on high-throughput sensor information processing: A case study with image sensing., , и . NANOARCH, стр. 128-133. IEEE Computer Society, (2013)An 8nm All-Digital 7.3Gb/s/pin LPDDR5 PHY with an Approximate Delay Compensation Scheme., , , , , , , , , и 8 other автор(ы). VLSI Circuits, стр. 96-. IEEE, (2019)Resilient Pipeline Under Supply Noise With Programmable Time Borrowing and Delayed Clock Gating., и . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (3): 173-177 (2014)All-Digital Adaptive Clocking to Tolerate Transient Supply Noise in a Low-Voltage Operation., и . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (12): 893-897 (2012)A 4nm 1.15TB/s HBM3 Interface with Resistor-Tuned Offset-Calibration and In-Situ Margin-Detection., , , , , , , , , и 8 other автор(ы). ISSCC, стр. 406-407. IEEE, (2023)