Author of the publication

Designing a Posture Analysis System with Hardware Implementation.

, , , , , , and . J. VLSI Signal Process., 47 (1): 33-45 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reconfigurable design with clock gating., , , and . ICSAMOS, page 187-194. IEEE, (2008)Enhanced Heterogeneous Cloud: Transparent Acceleration and Elasticity., , , , and . FPT, page 162-170. IEEE, (2019)MetaML: Automating Customizable Cross-Stage Design-Flow for Deep Learning Acceleration., , , , , and . FPL, page 248-252. IEEE, (2023)Hardware-Aware Optimizations for Deep Learning Inference on Edge Devices., , , and . ARC, volume 13569 of Lecture Notes in Computer Science, page 118-133. Springer, (2022)Performance Estimation for Exascale Reconfigurable Dataflow Platforms., , , , , and . FPT, page 314-317. IEEE, (2018)Specifying Compiler Strategies for FPGA-based Systems., , , , , , and . FCCM, page 192-199. IEEE Computer Society, (2012)Relation-oriented resource allocation for multi-accelerator systems., , , , , , , , and . ASAP, page 243-244. IEEE Computer Society, (2016)HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms., , , , , , , , , and 1 other author(s). IEEE Micro, 30 (5): 88-97 (2010)Optimising and adapting high-level hardware designs., and . FPT, page 150-157. IEEE, (2002)Scheduling Hardware-Accelerated Cloud Functions., , and . J. Signal Process. Syst., 93 (12): 1419-1431 (2021)