( en | de | ru )

 

Disambiguation of "Chatterjee, Satrajit"

Author of the publication

copydeleteadd this publication to your clipboard
Improvements to Technology Mapping for LUT-Based FPGAs.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (2): 240-253 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gudrun Chatterjee

Amitava Chatterjee

Indranil Chatterjee

Daniel Chatterjee

Sandeep Chatterjee

 

Other publications of authors with the same name

Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization., , , , , , , , , and 31 other author(s). CoRR, (2020)Automatic generation of inductive invariants from high-level microarchitectural models of communication fabrics., and . Formal Methods Syst. Des., 40 (2): 147-169 (2012)Learning and Memorization.. ICLR (Workshop), OpenReview.net, (2018)Verifying Deadlock-Freedom of Communication Fabrics., , and . VMCAI, volume 6538 of Lecture Notes in Computer Science, page 214-231. Springer, (2011)Boolean factoring and decomposition of logic networks., , and . ICCAD, page 38-44. IEEE Computer Society, (2008)Reducing structural bias in technology mapping., , , , and . ICCAD, page 519-526. IEEE Computer Society, (2005)Explaining Memorization and Generalization: A Large-Scale Study with Coherent Gradients., , and . CoRR, (2020)On the Generalization Mystery in Deep Learning., and . CoRR, (2022)Apollo: Transferable Architecture Exploration., , , , , , , , , and . CoRR, (2021)Improvements to Technology Mapping for LUT-Based FPGAs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (2): 240-253 (2007)