( en | de | ru )

 

Disambiguation of "Zhang, Chunyuan"

Author of the publication

copydeleteadd this publication to your clipboard
The Design on SEU-Tolerant Information Processing System of the On-Board-Computer.

, , , , and . APPT, volume 4847 of Lecture Notes in Computer Science, page 30-39. Springer, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chunyuan Chi

Zhang Zhang

Meng Zhang

Methods and implementations of road-network matching. TU München, (2009)

Yue Zhang

Xianghui Zhang

 

Other publications of authors with the same name

Multiple-Morphs Adaptive Stream Architecture., , , and . J. Comput. Sci. Technol., 20 (5): 635-646 (2005)Improve security and availability for cloud storage., , and . CCIS, page 382-387. IEEE, (2016)Estimation of the parameters of a weighted nuclear norm model and its application in image denoising., , , and . Inf. Sci., (2020)Towards High-Efficiency Data Centers via Job-Aware Network Scheduling., , and . ICPP, page 19:1-19:10. ACM, (2020)Interference-aware Broadcast Routing and Channel Assignment for Multi-Radio Wireless Mesh Networks., , and . VTC Fall, IEEE, (2009)ACF: Networks-on-Chip Deadlock Recovery with Accurate Detection and Elastic Credit., , , and . APPT, volume 8299 of Lecture Notes in Computer Science, page 319-333. Springer, (2013)Winograd Algorithm for 3D Convolution Neural Networks., , , and . ICANN (2), volume 10614 of Lecture Notes in Computer Science, page 609-616. Springer, (2017)Multikernel Recursive Least-Squares Temporal Difference Learning., , and . ICIC (3), volume 9773 of Lecture Notes in Computer Science, page 205-217. Springer, (2016)RHS-TRNG: A Resilient High-Speed True Random Number Generator Based on STT-MTJ Device., , , , , , , and . CoRR, (2023)Toward an Efficient Deep Pipelined Template-Based Architecture for Accelerating the Entire 2-D and 3-D CNNs on FPGA., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (7): 1442-1455 (2020)