Author of the publication

Loop scheduling with memory access reduction subject to register constraints for DSP applications.

, , , , , and . Softw. Pract. Exp., 44 (8): 999-1026 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FC: Built-in flash cache with fast cleaning for SMR storage systems., , , , and . J. Syst. Archit., (2019)MNFTL: An Efficient Flash Translation Layer for MLC NAND Flash Memory., , , , , and . ACM Trans. Design Autom. Electr. Syst., 25 (6): 50:1-50:19 (2020)Heating Dispersal for Self-Healing NAND Flash Memory., , , , and . IEEE Trans. Computers, 66 (2): 361-367 (2017)An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC., , , , and . J. Syst. Archit., (2021)MCSSim: A memory channel storage simulator., , , and . ASP-DAC, page 153-158. IEEE, (2016)CF-RDF: A Lightweight and Efficient Large Scale RDF Data Management System., , , and . HPCC/DSS/SmartCity, page 97-104. IEEE, (2020)Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach., , and . MICRO, page 9:1-9:12. IEEE Computer Society, (2016)YOLOH: You Only Look One Hourglass for Real-Time Object Detection., , , , and . IEEE Trans. Image Process., (2024)NVMRA: utilizing NVM to improve the random write operations for NAND-flash-based mobile devices., , , , and . Softw. Pract. Exp., 46 (9): 1263-1284 (2016)A Block-Level Log-Block Management Scheme for MLC NAND Flash Memory Storage Systems., , , , , and . IEEE Trans. Computers, 66 (9): 1464-1477 (2017)