( en | de | ru )

 

Disambiguation of "Ravishankar, Mahesh"

Author of the publication

copydeleteadd this publication to your clipboard
Diesel: DSL for linear algebra and neural net computations on GPUs.

, , , , and . MAPL@PLDI, page 42-51. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mahesh Darna

Mahesh Kandasamy

Mahesh Darna

Mahesh Sooriyabandara

Mahesh Appari

 

Other publications of authors with the same name

Fusing convolution kernels through tiling., , and . ARRAY@PLDI, page 43-48. ACM, (2015)Distributed memory code generation for mixed Irregular/Regular computations., , , , , , and . PPoPP, page 65-75. ACM, (2015)Effective resource management for enhancing performance of 2D and 3D stencils on GPUs., , , , , and . GPGPU@PPoPP, page 92-102. ACM, (2016)Forma: a DSL for image processing applications to target GPUs and multi-core CPUs., , and . GPGPU@PPoPP, page 109-120. ACM, (2015)Dynamic trace-based analysis of vectorization potential of applications., , , , , , and . PLDI, page 371-382. ACM, (2012)Resource Conscious Reuse-Driven Tiling for GPUs., , , , , , and . PACT, page 99-111. ACM, (2016)Optimal loop unrolling for GPGPU programs., , , and . IPDPS, page 1-11. IEEE, (2010)Code generation for parallel execution of a class of irregular loops on distributed memory systems., , , , , and . SC, page 72. IEEE/ACM, (2012)Composable and Modular Code Generation in MLIR: A Structured and Retargetable Approach to Tensor Compiler Construction., , , , , , , , , and 2 other author(s). CoRR, (2022)Automatic parallelization of a class of irregular loops for distributed memory systems., , , , , and . ACM Trans. Parallel Comput., 1 (1): 7:1-7:37 (2014)