( en | de | ru )

 

Disambiguation of "Shiratake, Shinichiro"

Author of the publication

copydeleteadd this publication to your clipboard
F3: Beyond the horizon of conventional computing: From deep learning to neuromorphic systems.

, , , , , and . ISSCC, page 506-508. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shinichiro Nishizawa

Shinichiro Matsunaga

Shinichiro Kotsuka

 

Other publications of authors with the same name

Session 24 Overview: Advanced Embedded Memories Memory Subcommittee., , and . ISSCC, page 332-333. IEEE, (2021)Session 30 overview: Emerging memories: Memory and technology directions subcommittees., , , and . ISSCC, page 476-477. IEEE, (2018)A 64Mb Chain FeRAM with Quad-BL Architecture and 200MB/s Burst Mode., , , , , , , , , and 5 other author(s). ISSCC, page 459-466. IEEE, (2006)Module-Wise Dynamic Voltage and Frequency Scaling for a 90 nm H.264/MPEG-4 Codec LSI., , , , , , and . IEICE Trans. Electron., 89-C (3): 263-270 (2006)A 32-Mb chain FeRAM with segment/stitch array architecture., , , , , , , , , and 9 other author(s). IEEE J. Solid State Circuits, 38 (11): 1911-1919 (2003)A 64-Mb Chain FeRAM With Quad BL Architecture and 200 MB/s Burst Mode., , , , , , , , , and 5 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 18 (12): 1745-1752 (2010)A 1.6GB/s DDR2 128Mb chain FeRAM with scalable octal bitline and sensing schemes., , , , , , , , , and 23 other author(s). ISSCC, page 464-465. IEEE, (2009)A 63-mW H.264/MPEG-4 audio/visual codec LSI with module-wise dynamic Voltage/frequency scaling., , , , , , , , , and 13 other author(s). IEEE J. Solid State Circuits, 41 (1): 54-62 (2006)SE1: What Technologies Will Shape the Future of Computing?, , , , , , , , , and . ISSCC, page 537-538. IEEE, (2021)Highly Reliable Reference Bitline Bias Designs for 64 Mb and 128 Mb Chain FeRAMs., , , , , and . IEEE J. Solid State Circuits, 50 (5): 1324-1331 (2015)