( en | de | ru )

 

Disambiguation of "Steyaert, Michiel S. J."

Author of the publication

copydeleteadd this publication to your clipboard
A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS.

, , , , , and . IEEE J. Solid State Circuits, 55 (6): 1553-1564 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Michiel Morshuis

Jona J S Kayser

Miriam J S Leis

Yun-j ng S

Michiel Kwantes

 

Other publications of authors with the same name

A 50-MHz standard CMOS pulse equalizer for hard disk read channels., , and . IEEE J. Solid State Circuits, 32 (7): 977-988 (1997)Erratum to Ä 1-V 140-μW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS"., , and . IEEE J. Solid State Circuits, 44 (11): 3211 (2009)A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors., and . IEEE J. Solid State Circuits, 32 (5): 736-744 (1997)A 1-GHz CMOS up-conversion mixer., and . IEEE J. Solid State Circuits, 32 (3): 370-376 (1997)40-nm CMOS Wideband High-IF Receiver Using a Modified Charge-Sharing Bandpass Filter to Boost Q-Factor., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (8): 2581-2591 (2018)Stacking Isolated SC Cores for High-Voltage Wide Input Range Monolithic DC-DC Conversion., and . IEEE J. Solid State Circuits, 55 (10): 2639-2648 (2020)A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 55 (6): 1553-1564 (2020)A 1.5-V-100-μW ΔΣ modulator with 12-b dynamic range using the switched-opamp technique., , and . IEEE J. Solid State Circuits, 32 (7): 943-952 (1997)MIMO Switched-Capacitor DC-DC Converters Using Only Parasitic Capacitances Through Scalable Parasitic Charge Redistribution., and . IEEE J. Solid State Circuits, 52 (7): 1814-1824 (2017)A 1.75-GHz polar modulated CMOS RF power amplifier for GSM-EDGE., and . IEEE J. Solid State Circuits, 40 (12): 2598-2608 (2005)