( en | de | ru )

 

Disambiguation of "Güntzel, José Luís Almada"

Author of the publication

copydeleteadd this publication to your clipboard
A Post-compiling Approach that Exploits Code Granularity in Scratchpads to Improve Energy Efficiency.

, , , and . ISVLSI, page 127-132. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Luis Morote

José Luis Rivarola

José Luis Narro

Luis José Garcés

José Luis Goity

 

Other publications of authors with the same name

Incremental Layer Assignment Driven by an External Signoff Timing Engine., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (7): 1126-1139 (2017)Computational Delay Models to Estimate the Delay of Floating Cubes in CMOS Circuits., , , , , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 501-510. Springer, (2003)Improving Critical Path Identification in Functional Timing Analysis., , , and . SBCCI, page 297-302. IEEE Computer Society, (2003)Physical design methodologies for performance predictability and manufacturability., , and . Conf. Computing Frontiers, page 390-397. ACM, (2004)A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation., , , and . ACM Trans. Design Autom. Electr. Syst., 19 (4): 40:1-40:25 (2014)Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization., , , , and . ICCAD, page 528-535. IEEE, (2015)Análise de Timing Funcional de Circuitos VLSI Contendo Portas Complexas., and . RITA, 8 (1): 111-142 (2001)Energy-efficient multi-task computing on MPSoCs: A case study from a memory perspective., , and . ICECS, page 905-908. IEEE, (2012)A Transistor Sizing Method Applied to an Automatic Layout Generation Tool., , , , and . SBCCI, page 303-. IEEE Computer Society, (2003)A Post-compiling Approach that Exploits Code Granularity in Scratchpads to Improve Energy Efficiency., , , and . ISVLSI, page 127-132. IEEE Computer Society, (2010)